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ABSTRACT
Supporting the programming of stateful packet forwarding func-
tions in hardware has recently attracted the interest of the research
community. When designing such switching chips, the challenge
is to guarantee the ability to program functions that can read and
modify data plane’s state, while keeping line rate performance and
state consistency. Current state-of-the-art designs are based on a
very conservative all-or-nothing model: programmability is lim-
ited only to those functions that are guaranteed to sustain line rate,
with any traffic workload. In effect, this limits the maximum time
to execute state update operations.
In this paper, we explore possible options to relax these con-
straints by using simulations on real traffic traces. We then pro-
pose a model in which functions can be executed in a larger but
bounded time, while preventing data hazards with memory lock-
ing. We present results showing that such flexibility can be sup-
ported with little or no throughput degradation.
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1. INTRODUCTION
Processing large network traffic loads requires the realization of
complex algorithms in the network data plane, both to implement
smart traffic forwarding policies at line rate or to offload processing
that used to happen on general purpose CPUs. To meet the required
performance levels while still providing the ability to quickly adapt
the algorithms to new emerging needs, a new generation of pro-
grammable network switches and interfaces has been proposed [12,
14].
In contrast with previous work on active networks [21], network
processors [6] and software network functions [15], this new gen-
eration of programmable data planes can provide programmabil-
ity without paying the cost of a lower forwarding performance.
RMT [12] is an example of a hardware design that can achieve
high throughput while providing a programmable stateless Match-
Action Table (MAT) abstraction, similar to the one provided by
OpenFlow [16], but with programmer-defined protocol fields and
forwarding actions. Recently, Sivaraman et al. [20] demonstrated
that it is also possible to implement a programmable high perfor-
mance stateful data plane in hardware, provided that strict con-
straints on the per-packet execution time are met. Here, the chal-
lenge is to guarantee the ability to program stateful algorithms that
read and modify data plane’s state, while keeping line rate perfor-
mance and state consistency.
More specifically, the implementation of a high performance hard-
ware data plane requires processing packets in parallel. Typically,
this is achieved with a pipeline design. Each pipeline’s stage per-
forms a few operations on a packet, and all the stages are executed
in parallel. At each tick of the hardware’s clock, packets are moved
to the next pipeline’s stage, the packet in the last stage exits the
pipeline and a new packet enters in the first stage1. The length
of the pipeline finally defines the number of packets actually pro-
cessed at the same time, in a given clock cycle.
When state read and write operations are quick enough to be exe-
cuted in a single pipeline’s stage, i.e., in a clock cycle, the state con-
sistency problem is inherently solved, while a data hazard arises
when more complex computations are required. In fact, complex
computations require longer time to be executed, therefore, they
may not be completed within a single clock cycle and are instead
split to be executed over multiple pipeline’s stages. Since state is
typically read in the first stage and written back, after modification,
in the last stage, there is a risk the first stage may read an inconsis-
tent state when a new packet enters the pipeline. That is, the read
state is going to be invalidated by a result written back in a later
stage.
In [20], line rate performance are guaranteed by ensuring that
state read and write operations happen within the same clock cycle,
and that no state is shared between pipeline’s stages. The cost of
this design is the inability to express complex operations that take
longer to complete.
In this paper, we explore options to relax this constraint by mak-
ing two observations. First, data planes are usually dimensioned for
the worst case scenario, that is, processing minimum size packets
at full line rate capacity. However, a data plane pipeline performs
algorithms only acting on packets’ header. For a given line rate,
larger packet sizes actually mean a lower rate of packet headers to
process. Hence, more time per packet header can be used to ex-
ecute the pipeline operations. Second, to process a given packet,
many algorithms access only a subset of the overall data plane’s
state. If the pipeline stages access different portions of the state,
then the risk of a data hazard is limited to the risk of having in the
pipeline two or more packets whose processing requires access to
the same portion of the state.
To check the actual data hazard probability when taking into ac-
count our observations, we designed a trace-based simulator and
run it using real traffic traces, from both carrier and data center net-
works. To model state accesses, we observe that a common practice
for many data plane algorithms is to deal with a network flow-level
abstraction. Thus, we assume that only the processing of packets
belonging to the same flow requires access to a common portion
of the state. Our findings confirm that, in most cases, there is just
a little probability of incurring in a data hazard even if state read
1While the data plane emits one packet per clock cycle, it is in fact
processing a number of packets in parallel.
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Figure 1: Programmable data plane architecture
and write operations happen in different clock cycles. Of course,
such probability depends on the packet size and network flows dis-
tributions, as well as on the aggregation level of the network flow
definition.
Given our findings, we provide as second contribution a sketch
of a pipeline design that avoids such data hazards by stalling the
pipeline, when needed. Our simulations show that such a design
is able to provide line rate throughput, despite the stalls, even ex-
tending the time between state read and write to several clock cy-
cles. Furthermore, our design introduces little overhead in terms of
memory and circuitry complexity when compared to state-of-the-
art solutions. On the flip side of the coin, we are unable to provide
line rate throughput in all the cases, therefore the data plane perfor-
mance is dependent on the actual traffic load properties. Moreover,
stalling the pipeline requires the introduction of small queues at the
entrance of the pipeline stages. Dimensioning such queues intro-
duces a new variable in the design space: small queues may provide
lesser throughput, while big ones may introduce significant latency
to the packet forwarding.
2. BACKGROUND
This section presents the data plane architecture we use as our
reference model throughout the paper.
Data plane solutions such as RMT [12], Intel’s FlexPipe [5], and
Cavium’s XPliant Packet Architecture [9] implement a high level
architecture similar to the one sketched in Figure 1. In such ar-
chitectures, packets received from the input ports are stored (en-
queued) in a per-port queue and served, with a round robin policy,
by a mixer that feeds the packets to an ingress pipeline. After the
ingress pipeline, the packets are stored in a common data mem-
ory. A scheduler selects which packets should be transmitted to the
egress queues. A packet selected for forwarding is first processed
by an egress pipeline, which is in principle similar to the ingress
one, before being finally transmitted to the egress queues2.
Ingress and egress pipelines are composed by a programmable
packet parser [12] and by a variable number of Match-Action Ta-
ble (MAT) elements. For each new packet, the parser extracts the
headers that are then processed by the MATs elements. A MAT
element implements itself a pipeline, whose architecture may sen-
sibly change from one implementation to the other [18, 20]. In this
paper, we focus on the MAT element’s pipeline, since it is in here
that stateful operations are executed.
For the sake of our discussion, we can ignore most of the details
of the actual MAT element and model its internal pipeline using
just a sequence of stages plus memory. Each stage performs a lim-
ited amount of operations, such as read and write from/to memory,
or some sort of computation. Since a complex operation can be
split in a number of simpler operations executed in multiple stages,
the number of stages finally defines the complexity of the opera-
2While in this paper we focus on a store-and-forward mode of op-
eration, our considerations are applicable also to data planes that
work in a cut-through configuration.
tions that can be implemented by the MAT element. Also, since
each stage adds a clock cycle to the latency, the number of stages
directly impacts the forwarding latency of a packet traversing the
MAT element. Finally, and most importantly for the state consis-
tency problem, the number of stages between a memory read and a
memory write operations has important implications on the proba-
bility of incurring in a race condition. Intuitively, the longer is the
time to process a value read from memory, before writing it back,
the more probable is the reception of a new packet whose process-
ing requires access to that same memory area. Without loss of gen-
erality and to simplify our exposition, in this paper we assume that
the first MAT element’s pipeline’s stage reads from memory, while
the last one writes back to it.
2.1 Rethinking design assumptions
Recently proposed programmable stateful data planes, such as
Banzai [20], eliminate data hazards by executing memory read and
write operations within the same stage, i.e., in one clock cycle.
Such a design derives from the worst case assumption that all pack-
ets have minimum size, that they arrive back-to-back, i.e., with no
inter-packet gaps, and that they all need to access the same memory
area. More specifically, let’s consider a data plane with a through-
put of 640 Gb/s, with a chip clocked at 1 GHz, as it is the case
of RMT [12]. We can assume that packets are read in chunk of at
most 80 bytes (i.e., 80× 8 bit× 1 GHz = 640 Gb/s) when entering
the data plane’s pipeline. Consequently, it will take 1 clock cycle
to read packets with minimum size ≤ 80 bytes, while it will take
more cycles to read longer packets, e.g., 19 for 1500 bytes.
As mentioned earlier, the data plane’s pipeline is dimensioned to
accept a new packet’s headers at each clock cycle. However, even
when all packets arrive back-to-back, the variability of the packet
size will cause the pipeline to experience one or more idle cycles.
For example, in the case of maximum size packets of 1500 bytes,
the pipeline will receive a new packet’s headers at intervals of 19
clock cycles3.
We observe that packets produced by today’s application have
very variable size distributions. E.g., spanning from 64 bytes to
1500 bytes, in a typical case. Which could leave some space for
relaxing the constraint on the memory read and write operations,
when dealing with non corner-case traffic loads.
2.2 Per-flow concurrency
The second observation is that data plane state can be categorized
in two types: global state and flow state. The first type is state
that is shared among all packets, with no distinction, while flow
state is shared only by packets of the same flow. We do not put
any restriction on the definition of a flow, for example it could be
the TCP or UDP 5-tuple, the IP address source-destination pair, the
destination IP address, a portion of the latter, e.g. the first 16 bits, or
a switch-dependent metadata, such as the packet’s ingress or egress
port.
Usually packet processing functions use a combination of the
two, or only one. For example, a stateful firewall needs to maintain
state for each TCP connection. A source NAT (SNAT) that dynam-
ically translates the source IP address and port of outgoing connec-
tions, needs to maintain both flow state and global state: flow state
3While in principle it is possible to widen the pipeline data-path to
reduce the maximum number of clock cycles to process a packet,
and to increase the throughput, the routing of such a big number of
parallel wires prevents several technological challenges that actu-
ally limit the maximum data-path width. For example in RMT[12]
it is explicitly mentioned that the data-path is limited due to these
technology constraints. Furthermore, the maximum achievable
throughput is finally limited by the network interfaces speed.
Table 1: Packet traces used in simulations
Trace Source Num pkts Num flows per 1m pkts5-tuple ipdst ipdst/16
chi-15 CAIDA [1] 3.5b 100.6k 57.7k 4.6k
sj-12 CAIDA [2] 3.6b 429k 17k 2k
mawi-15 MAWI [13][7] 135m 40.8k 17.3k 1.7k
fb-web Facebook [19][4] 447m n/a n/a n/a
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Figure 2: Packet size cumulative distribution.
for each L4 connection in order to distinguish between packets of
new or existing connections, and in the case of new ones, it needs
to pick a source address and port from a pool of available ones.
Maintaining a pool of addresses and ports, e.g. using a stack, is an
example of global state. Advanced load balancing schemes such as
CONGA [10] maintain state at different aggregation levels: i) the
5-tuple in order to distinguish between flowlets, i.e. burst of pack-
ets, of the same L4 connection, ii) tunnel ID to maintain real-time
utilization levels of several paths and iii) global state to maintain
the best path among all available ones, to assign new flowlets to.
The notion of flow state is at the base of existing abstractions
such as OpenState [11] and FAST [17] which both extends the pro-
cessing of a MAT with stateful capabilities. In both approaches,
before the packet is processed by a MAT, a flow key is derived by
looking solely at a subset of header fields decided by a programmer
at configuration-time. Regardless of the specific operation to com-
pute the flow key, in both approaches the operation on state that a
programmer can define are limited to the portion of the memory
associated to the packet’s flow key. Indeed, if we imagine the state
as an array, where each cell contains the state of a specific flow,
it follows that multiple packets accessing and modifying different
cells can be processed in parallel, with no harm for consistency. If
the flow key is used as an unique index to access the state array,
then packets with different flow keys can be processed in parallel.
3. MOTIVATING EXPERIMENTS
We start by evaluating the actual probability of generating data
hazards when processing packets with stateful functions spanning
many clock cycles. To do so we implemented a simulator that we
feed we real traffic traces. The code of the simulator is available at
[8].
3.1 Traffic traces
We used 4 publicly available traffic traces (Table 1). Three traces
(chi-15, sj-12, mawi-15) are taken from backbone carrier networks
and one from a datacenter (fb-web). Each trace presents different
characteristics, in terms of packet size (Figure 2) and number of
flows when using different aggregation keys (Table 1). CAIDA
publishes 1-hour long traces 4 times per year. We select chi-15 as
one representative of usual conditions as the packet size and num-
ber of flows is close to the majority of the other traces published
by CAIDA in the recent years [3]. The packet size presents a bi-
modal distribution, 30% of packets have minimum size below 80
bytes, wile 50% have larger size close to 1500 bytes. On the other
hand, sj-12 and mawi-15 represent an abnormal situation. In both
traces there is a prevalence of smaller packets and, in the case of
sj-12, also an unusual large number of 5-tuples w.r.t. the number of
distinct IP destination address.
Finally, fb-web includes packets collected from a Facebook’s
datacenter’s cluster that serves web requests. As such it presents
a predominance of small packets (80% have size < 200 bytes). It
must be noted that this trace is the result of uniform sampling with
rate 1:30k. As a consequence of the sampling, we were not able to
count the number of distinct flows. The reason is that the probabil-
ity that two consecutive packets belong to different flows is higher
than the other traces, not because of the traffic characteristics but
because packets are indeed distant in time (a distance potentially
greater than the average flow life). Hence, we use fb-web only to
measure the effects of the variable packet size, not the flow distri-
bution.
3.2 First results: fraction of data hazards
We simulate the case of a stateful processing block comprising
N sequential (pipelined) stages, where each stage is executed in 1
clock cycle, and where the first stage reads from the memory while
the last writes back. We call pipeline depth the length in clock cy-
cles of the processing block, hence N . A data hazard is the event in
which the first stage of the action pipeline processes a header, while
another one is currently traveling in the same pipeline. Clearly,
when N = 1, there is no risk of data hazards.
We simulate the case when all packets are received at the switch
back-to-back, hence line rate utilization is 100% with no inter-
packet gaps. Packets are read in chunks of 80 bytes (as in RMT),
hence taking 19 clock cycles to read 1 packet of 1500 bytes. For
N ≤ 18, there is no risk of data hazard. Conversely, with small
packets the pipeline will experience shorter idle gaps. In the worst
case, the headers of minimum size packets arriving back-to-back,
will be also processed back-to-back in the pipeline, hence causing
a data hazard for any N > 1. When considering per-flow con-
currency, if two headers belonging to distinct flows are processed
back-to-back, this does not generate a data hazard.
In doing simulations we process traffic in batches of 100k pack-
ets. For each batch we compute the fraction of data hazards (FDH)
over the total number of clock cycles needed to process 100k pack-
ets (which depends on the packet size). To reduce simulation time,
for each trace we select batches at a rate of 1:100, in other words we
evaluate one batch of 100k consecutive packets every 10m packets.
The observation here is that traffic characteristics vary slowly in a
period of 10m packets, hence multiple batches close in time will
produce similar results. For each trace, we extract the 99th per-
centile from all FDH samples. As an example, if for a given trace
the 99th percentile of the FDH is 0.3, it means that in the 99% of
batches evaluated, the FDH was below 30%.
Figure 3a shows the results for all traces when all packets are
considered belonging to the same flow, i.e. accessing global state.
Instead, in Figure 3b FDH values are plotted for each trace when
aggregating packets with different flow keys. As expected, the FDH
greatly depends on the packet size distribution and flow keys, with
smaller probability of hazards for traces with higher prevalence of
larger packets, and for longer, i.e. finer, flow aggregation keys.
such a chi-15. In the second case, per-flow concurrency affects the
results. For example, with sj-12 when considering state associated
to distinct 5-tuples, the risk on incurring in a data hazard is way
below the case when state is associated to distinct destination IP
 0
 0.1
 0.2
 0.3
 0.4
 0  5  10  15  20  25  30
FD
H
 (9
9th
 pe
rc.
)
mawi-15 chi-15 sj-12 fb-web
(a)
 0
 0.03
 0.06
 0.09
 0.12
 0.15
 0.18
 0.21
 0.24
 0  5  10  15  20  25  30
FD
H
 (9
9th
 pe
rc.
)
Pipeline depth (clock cycles)
mawi-15 5-tuple
ipdst
ipdst/16
chi-15 5-tuple
ipdst
ipdst/16
sj-12 5-tuple
ipdst
ipdst/16
(b)
Figure 3: Fraction of data hazards (FDH) w.r.t. increasing
pipeline depth. In (a) all packets are considered belonging to
the same flow, in (b) results are shown when aggregating pack-
ets per different flow keys.
addresses. This result follows the flow distribution showed in Ta-
ble 1. For all traces, using 5-tuples performs better than other flow
keys. For chi-15, in all cases the FDH is around 1%.
This result is important because it shows the probability of cre-
ating inconsistent state, and hence, if memory locking is a viable
approach, the probability of incurring in such locking, thus affect-
ing both throughput and latency.
4. APPROACH: MEMORY LOCKING
We propose here an approach to perform memory locking among
packets competing to access the same memory portion. Locking is
implemented by stalling the pipeline. That is, if two packets of the
same flow arrive back-to-back, processing is paused for the second
packet until the first one has left the pipeline. This already affects
throughput by a factor of 1/N per flow, hence aggregate throughput
is maximized when at least N flows are active. Clearly, stalling
calls for buffering which also introduces additional latency. We are
interested in measuring the impact on throughput and latency when
such locking approach is implemented.
We present a simple but effective pipeline design that imple-
ments stalling in order to prevent data hazards (Figure 4). In our
design, a stateful processing function spanning N clock cycles, is
preceded by fewQ queues and a scheduler. For each packet’s head-
ers, a first block extracts a flow key (FK), then a dispatcher stores
the headers in the q-th queue, where q = hash(FK) mod Q, thus
preserving the processing order between packets of the same flow.
Each queue can store at most Qlen headers.
The scheduler decides which packet to admit in the processing
pipeline by looking at the tip of each queue and comparing the
head-of-line FK with the at most N FKs currently traveling in the
pipeline. The scheduler admits a header if its FK is not currently in
the pipeline. We assume the scheduler is work-conserving, mean-
ing that all non-empty queues are compared at the same time, if at
1
2
Q
State
1 2 3 N
Processing function
(N clock cycles)
read(FK)
write(FK)
Round-robin scheduler
(W-bits comparator)
Flow key 
extrator
hdrhdr
Di
sp
at
ch
erFKhdr
Processing element (e.g. a MAT)
q = hash(FK) mod Q
Figure 4: Architecture of a stateful processing block with mem-
ory locking. Headers are queued based on their flow key (FK).
A scheduler compares the FK of the head of each queue with
what is traveling in the function pipeline, admitting only one
header per flow.
least one header can be served it will do so. To avoid starvation of
a queue, the scheduler serves queues in a round-robin fashion, i.e.
with cyclic priority.
We assume a FK can have arbitrary length of FKlen bits, de-
pending on the number of state memory cells available, for exam-
ple FKlen = 32 bits for 232 memory cells. As Q < 2FKlen ,
multiple flows will end up sharing the same queue. Such an event
may generate head-of-line blocking, in which all packets in a queue
are held by the first one. Clearly, such a problem can be reduced by
adding more queues, which has a cost in terms of silicon needed to
implement both the queues and the scheduler.
For the scheduler to be work-conserving, it needs to compare
all queues at the same time, hence increasing the number of wires
with i) the number of queues and ii) the number of bits to compare
for each queue. For this reason, to simplify the implementation of
the scheduler’s comparator, the FK is reduced to a smaller space
of W bits. This operation can be performed by the flow key ex-
tractor, which along the FK (needed later to access the state) ex-
tends the headers with a field w. In our experiments we compute
w = hash(FK) mod W . For example with W = 4, the sched-
uler is able to distinguish among 24 = 16 flows. If W < FKlen
there will be different flows colliding onto the same value w, im-
pacting performance. Flow collision also depends on the hash func-
tion, in all our experiments hash() = crc16(), which is a common
feature in packet processing architectures. However, we do not in-
vestigate the impact of other hash functions on the distribution of
FKs among the different queues and values of w.
4.1 Silicon overhead
We evaluate now the requirements in terms of silicon area of the
added hardware blocks. There are two types of blocks to consider:
i) the logic needed to realize the proposed locking scheme and ii)
the logic blocks that will realize the stateful processing function.
The combinatorial logic complexity of the locking scheme is ba-
sically that of Q ×N comparators each one of W bits, that corre-
sponds to few thousands of logic gates. An ASIC chip nowadays
has more than 108 logic gates, hence we consider this header negli-
gible for small values of Q, N and W . The memory requirements
to implement buffering of headers is Hlen ×Q×Qlen bits, where
Hlen is the length in bits of the data path. With Hlen = 88 bytes
(80 for the header and 8 for the metadata), Q = 4 and Qlen = 100
it requires 35,2 KB of memory overhead for the queues, that is
approximately 3.5% of the memory overhead compared with the
memory of a MAT stage in RMT [12].
For the second type of block, silicon overhead depends on the ac-
Table 2: Clock cycle budget (and latency) when using memory locking
Maximum number of clock cycles (up to 30) per processing function, to sustain a given throughput. In all cases W = 4 bits. “Global”
represents the case when packets need to access global state. Latency values are given for 1 Ghz clock frequency, i.e. 1 clock cycle = 1 ns.
chi-15 sj-12 mawi-15 fb-web
Thrpt Qlen Q 5-tuple ipdst ipdst/16 global 5-tuple ipst ipdst/16 global 5-tuple ipdst ipdst/16 global global
100%
10
1 1 1 1 1 1 1 1 1 1 1 1 1 1
4 1 1 1 1 1 1 1 1 1
8 1 1 1 1 1 1 1 1 1
16 1 1 1 1 1 1 1 1 1
100
1 20 (174ns) 20 (190ns) 21 (230ns) 8 (282ns) 4 (49ns) 1 1 1 2 (18ns) 2 (20ns) 2 (35ns) 1 2 (10ns)
4 30 (175ns) 30 (192ns) 30 (320ns) 8 (152ns) 1 1 2 (12ns) 2 (14ns) 2 (25ns)
8 30 (137ns) 30 (144ns) 30 (259ns) 8 (133ns) 1 1 2 (12ns) 2 (14ns) 2 (25ns)
16 30 (122ns) 30 (126ns) 30 (221ns) 8 (123ns) 1 1 2 (11ns) 2 (14ns) 2 (24ns)
99.9%
10
1 8 (16ns) 8 (16ns) 8 (18ns) 4 (18ns) 2 (5ns) 1 1 1 1 1 1 1 2 (10ns)
4 14 (33ns) 14 (31ns) 14 (38ns) 2 (4ns) 1 1 1 1 1
8 16 (39ns) 15 (30ns) 16 (44ns) 2 (4ns) 1 1 1 1 1
16 17 (37ns) 18 (43ns) 16 (42ns) 2 (5ns) 1 1 1 1 1
100
1 27 (568ns) 27 (618ns) 26 (605ns) 8 (282ns) 6 (143ns) 2 (86ns) 2 (84ns) 1 3 (42ns) 3 (48ns) 3 (100ns) 2 (60ns) 2 (10ns)
4 30 (175ns) 30 (192ns) 30 (320ns) 15 (526ns) 2 (79ns) 2 (77ns) 4 (41ns) 4 (52ns) 4 (135ns)
8 30 (137ns) 30 (144ns) 30 (259ns) 22 (731ns) 2 (79ns) 2 (78ns) 4 (38ns) 4 (50ns) 4 (131ns)
16 30 (122ns) 30 (126ns) 30 (221ns) 25 (741ns) 2 (79ns) 2 (72ns) 4 (37ns) 4 (49ns) 4 (129ns)
99%
10
1 21 (80ns) 21 (80ns) 21 (89ns) 7 (60ns) 3 (14ns) 1 1 1 2 (13ns) 2 (14ns) 1 1 2 (10ns)
4 30 (142ns) 30 (148ns) 30 (184ns) 10 (45ns) 1 1 5 (34ns) 4 (31ns) 2 (18ns)
8 30 (129ns) 30 (138ns) 30 (184ns) 11 (47ns) 1 1 6 (42ns) 4 (31ns) 2 (18ns)
16 30 (116ns) 30 (122ns) 30 (180ns) 12 (47ns) 1 1 7 (52ns) 4 (31ns) 2 (18ns)
100
1 30 (950ns) 30 (922ns) 30 (1.1us) 9 (842ns) 8 (268ns) 2 (86ns) 2 (84ns) 2 (171ns) 9 (422ns) 8 (380ns) 5 (316ns) 4 (379ns) 2 (10ns)
4 30 (175ns) 30 (192ns) 30 (320ns) 22 (1.1us) 3 (285ns) 3 (283ns) 24 (1.7us) 17 (1.3us) 7 (572ns)
8 30 (137ns) 30 (144ns) 30 (259ns) 30 (1.9us) 3 (290ns) 3 (292ns) 30 (2.1us) 23 (2.2us) 8 (753ns)
16 30 (122ns) 30 (126ns) 30 (221ns) 30 (940ns) 3 (296ns) 3 (293ns) 30 (1.3us) 25 (2.5us) 8 (759ns)
tual function implemented, as such we are not able to provide num-
bers. However, in current programmable ASIC switching technol-
ogy 80% of chip area is due to memory (TCAMs and the IO, buffer,
and queue subsystem), and less than 20% area is due to logic [12].
As a result, we expect that supporting more complex processing
functions will not be constrained by chip area. In other words, it
seems it is easier to add more logic than to add memory.
5. TRACE-BASED RESULTS
We evaluated the proposed architecture using the same traffic
traces presented in Section 3.1. When collecting performance met-
rics, we used the same approach described in Section 3.2: traffic is
processed in batches of 100k packets, with 10m packets distance
between each batch; and 100% line rate utilization. For each batch
of packets we compute the throughput as the fraction of packets
served by the scheduler, over the total number of packets received;
and the latency as the number of clock cycles from when the packet
is completely received to when it is served by the scheduler, i.e. it
enters the function pipeline. For simplicity we consider that when
N = 1, i.e. no locking required, latency is 0. Latency is computed
for each packet, for each batch we take the 99th percentile among
all latency values, finally we take the maximum among all batches
for a given trace. For example, a latency value of 5 means that
in the worst case, 99% of the packets experienced a latency of no
more than 5 clock cycles, e.g. 5ns at 1Ghz.
We evaluated these metrics when varying the different parame-
ters described in Section 4 for the different traces. We present here
a subset of the results, a more detailed collection of results can be
found at [8].
Table 2 shows results in terms of clock cycle budget, which is
the maximum number of clock cycles allowed for a stateful func-
tion to complete execution, while sustaining a given throughput.
For example, to sustain 100% throughput, using queues of size 10
(headers) does not provide any benefit, as the clock cycle budget
is 1 for each trace and flow key. However, by adding more capac-
ity to queues up to 100, budget improves even when using only 1
queue, allowing for functions spanning 20 clock cycles for all flow
keys with chi-15, and 4 clock cycles with sj-12, but only when ag-
gregating packets per 5-tuple. Clearly, long queues impact latency.
Both clock cycle budget and latency improve if we can admit for a
lower throughput of 99.9%, i.e. allowing for 0.1% drop probabil-
ity. Clearly, reducing utilization (100% in our experiments) reduces
further the risk of drop while maintaining the same cycle budget.
6. DISCUSSION
Issues with blocking architectures While the proposed solution
enables the execution of more complex operations directly in the
data plane, it implements a blocking architecture. That is, for par-
ticular workloads, the data plane is unable to offer line rate forward-
ing throughput. As a consequence, the processing programmed
in the data plane should be adapted to the expected network load
characteristics, for the line rate to be achievable. Our work helps
in defining the boundaries of the achievable performance, for a
given workload and set of operations. An additional problem of
the dependency on the workload is the possibility to exploit such
dependency, e.g., to perform a denial of service attack on the data
plane. However, the ability to program stateful algorithms in the
data plane should help in detecting and mitigating such exploita-
tions at little cost.
What can we do more with more clock cycles? We do not have
yet a concrete example of application, however, if one can tolerate
a blocking architecture, she can trade the complexity of investigat-
ing hardware circuit design for a specific function, e.g. to enforce
atomic execution as in Banzai [20], with the possibility of using
simpler but slower hardware blocks. To the far end, we envision
the possibility of using a general purpose packet processor, care-
fully programmed to complete execution in a longer, but bounded,
clock cycle budget, with predictable performance when the traffic
characteristics are known. Finally, another option is that of support-
ing larger memories (e.g. DRAM) which have slower access times
(> 1 clock tick at 1GHz) to read and write values. The same multi-
queue scheduling approach could be used to coordinate access to
multiple parallel memory banks, where each bank is associated to
a queue.
7. CONCLUSION
This paper presented a model for a packet processing pipeline
which allows execution of complex functions that read and write
data plane’s state at line rate, when read and write operations are
performed at different stages. Prevention of data hazards is per-
formed by stalling the pipeline. By using simulations on real traf-
fic traces from both carrier and datacenter networks, we show that
such model can be applied with little or no throughput degradation.
The exact clock cycle budget and latency depends on the packet
size distribution (more with larger packets) and on the granularity
of the flow key used to access state (more with longer flow keys,
e.g. the 5-tuple). The code used for the simulations and additional
results are available at [8].
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